Abstract: An improved flipped voltage follower (FVF) and its application to a low-dropout (LDO) voltage regulator are presented. The proposed FVF improves most weaknesses of the classical one, namely its poor time response to the output current change from low to high value and poor stability for large capacitive load. The most important parameters of the modified FVF are analysed and described by analytical expressions. The parameters of the classical FVF and the improved one are compared and discussed. LDO regulator using the improved FVF is designed and implemented in AMS CMOS 0.35 mm technology. The measurement results of a test circuit show its relatively high current efficiency of 74 and 99.93% for output current 100 mA and 50 mA, respectively. The output voltage overshoot and undershoot are below 46 and 75 mV for output current change from 0.1 to 50 mA with the rise and fall times equal to 0.3 ms, and load capacitance 0 -100 pF.
Introduction
In modern systems on a chip (SoC) there is a strong need for on-chip integration of voltage regulators providing necessary supply voltages and enabling power management of component subsystems. The high-efficiency, fast-response and low-dropout (LDO) voltage regulators become critical for successive implementation of effective SoC supplying.
There are two main approaches to integrated LDO voltage regulators design. The regulators with a relatively big output capacitor, typically located off-chip as a discrete component, are designed to have the dominant pole located at the regulator output [1 -9] . Big output capacitance helps to achieve the dominant pole at low frequencies, well separated from the remaining non-dominant poles, which guaranties stable operation. Such a configuration is very favourable from the point of view of electrical parameters, because big output capacitance reduces overshoots and undershoots caused by rapid changes of output current, and it additionally improves the power supply rejection (PSR) at high frequencies. On the other hand, the need for connecting the external capacitor complicates SoC layout and restricts the number, and possible locations of the regulators on a chip, because each of them needs a dedicated terminal for the external capacitor connection.
The other solution of LDO regulators is based on very small on-chip capacitance connected to its output, mainly resulting from parasitic capacitance of an on-chip supply network [10 -17] . The small output capacitance makes the design of such on-chip regulators extremely difficult, because in this case the dominant pole has to be realised inside a negative regulation loop. Such a location of the dominant pole degrades most of electrical parameters. The dominant pole located inside the regulation loop significantly reduces its speed. Because there is small capacitance at the regulator output, its output impedance becomes large at higher frequencies resulting in two additional serious disadvantages, poor PSR at high frequencies and lack of charge reservoir at the output. The small output capacitance is typically insufficient to provide electrical charge, which could compensate for output voltage spikes caused by rapid change of load current.
Several solutions were proposed to overcome the outlined difficulties. The single-transistor-control configuration [10, 11] using flipped voltage follower (FVF) [18] , shown in Fig. 1 , is utilised to form a regulator able to operate stable with no output capacitance. The circuit presented in [11] , working also with any value of output capacitance, reveals good characteristics especially when the output capacitor has capacitance of 1 -10 mF and equivalent series resistance (ESR) greater than zero. The improved version of that configuration with reduced response time is achieved by applying voltage-spike detection mechanisms [12 -14] . The regulators detect output voltage spikes and dynamically increase biasing currents, which increase their speed. All the mentioned regulators are based on similar idea of using the output stage with very low output resistance achieved as a result of a local negative feedback. As discussed in [11] , such a stage has two main poles in the frequency response of the negative regulation loop
where g m1 and g m2 are the transconductances, and g ds1 , g ds2 are the drain -source conductance of M1 and M2, whereas g bias is the internal conductance of the current source. C gs1 and C gd1 are the gate -source and gate -drain capacitances of M1. C out is the total output capacitance. The equations (1a) and (1b) are valid under the assumption that the load capacitance C out has zero ESR and is relatively small, which directly corresponds to the case where the regulator is loaded with parasitic capacitance of a small onchip supply network. The second pole (1b) is typically located at frequencies greater than the unity gain frequency [11] , which means that the regulator has almost a singlepole frequency characteristic in this frequency range, and consequently the phase margin close to 908.
The output stage composed of FVF is well suited to fully on-chip integrated regulators, because its low output resistance limits the lowest magnitude of the non-dominant pole when C out increases. This assures large separation of the dominant and non-dominant poles and guarantees stable operation. The regulators using the classical FVF presented in [10 -14] have also limitations. The stable operation of a typical on-chip FVF is only possible for output capacitance C out limited to 20-30 pF when R ESR ¼ 0 or for larger capacitances but with R ESR . 0 [11] . For greater loads, caused, for example, by large on-chip supply networks, FVF has to be stabilised by connecting additional capacitance to node X, shown in Fig. 1 [18] . Unfortunately, the additional capacitance degrades speed of the regulator and increases output voltage spikes. Another problem results from limited current which can be applied to discharge the parasitic capacitance C X associated with node X. The maximum discharge current is restricted by the current source to I bias , and in most cases cannot effectively compensate a rapid change from low to high value of the output current. A better situation is with FVF reaction to output current change from high to low value. In this case, the charging current is generated by transistor M2, which is able to source much greater current. Typically for this circuit, the output voltage undershoot is greater than overshoot, and may reach over 150 mV in magnitude for rapid current change from 0 to 50 mA [11] .
In this paper LDO regulator with an improved FVF is presented. The proposed circuit reveals better frequency and time responses with only a little increase of its complexity. The rest of the paper is divided to Section 2 that discusses the improved FVF configuration. Section 3 presents design trade-offs and discusses the circuit optimisation. The measurement results of a prototype regulator using the improved FVF are provided in Section 4. The final section includes conclusions.
Improved FVF
The schematic of the proposed improved FVF is depicted in Fig. 2 . The capacitors C X and C out represent the parasitic capacitances associated with X and the output nodes, respectively. The additional transistor M3 plays 2-fold role. Firstly, it increases the equivalent resistance seen at node X at lower frequencies by cascoding the current source. Secondly, M3 increases voltage gain of the common gate stage, formed of M2, at higher frequencies. At higher frequencies both transistors M2 and M3 work together with the equivalent transconductance increased to g mS ¼ g m2 + g m3 , where g m2 , g m3 are their transconductances. As a result, the presented FVF has the dominant pole, associated with node X, shifted to lower frequencies without increasing the node parasitic capacitance. Because C X is almost unchanged, and the dominant pole is more separated from the non-dominant one, the phase margin of the regulation loop is improved without any penalty in speed of its time response. However, the most important advantage of this configuration is the increased current discharging C X . In this circuit, transistor M2 generates charging I chr , whereas M3 discharging I dis current. Both transistors form a class-AB amplifier with the quiescent biasing current defined by the current source I bias . During transients of the output current, the drain current of one of M2 or M3 increases without limitation to I bias , as was the case for the classical FVF shown in Fig. 1 . Such a operation enables fast reaction to output current changes, under relatively small biasing current I bias . This permits a low-power operation and high-efficiency of supplying.
The magnitude of discharging I dis and charging I char currents flowing through the capacitance C X can be approximated by
where t 1 is the fall time of the output voltage, as shown in Fig. 2 . The biasing current I bias is omitted in (2a) and (2b) because of its relatively small value. The above equations were derived assuming that each transistor is working in the saturation region while sourcing or sinking its drain current. For properly designed circuit, the output spikes DV out +(2) are strongly limited in magnitude, which entitles using the small-signal approach ( g m2 in 2b). The approximation (2a) is valid when change of the gate -source voltage DV GS3 is smaller than the magnitude of the output spike DV − out , resulting in the following condition:
The output voltage overshoot DV + out and undershoot DV − out will be of similar magnitude if I dis ¼ I chr , which leads to
The minimal biasing current I bias is limited by the minimal required transconductance of transistors M2 and M3, expressed by (3) and (4). For low-power application the biasing current I bias can be reduced, to some extend, by making the transistors wide. Unfortunately, wide transistors increase the parasitic capacitance C X and consequently reduce the speed of FVF. The selection of I bias , width of M2 and M3 requires finding a satisfactory trade-off between the speed and power consumption. A simple approximation of the output spikes can be achieved using the circuit shown in Fig. 3 , which represents a simplified model of the output node of FVF from Fig. 2 during an initial time interval denoted by t 1 . As it will be pointed out later, this small-signal model is only valid for relatively small C out for which the gate -source voltage of M1 does not change much, and g m1 can be regarded as a constant. During the interval t 1 , the change of the gatesource voltage DV gs1 follows the change of output voltage DV out . In this interval the gain of the stage composed of M2 and M3 is hardly limited to value close to unity, because the parasitic capacitance C X is reloaded by the limited discharging current defined by (2a), which results in
By making C f . C X , one can achieve the voltage gain greater than unity during the considered transient, and consequently more effective reduction of FVF output voltage undershoot. Similar conclusion can also be formulated for the process of charging capacitance C X . Using the model from Fig. 3 one can easily see, that the change of output current DI out is compensated by the controlled current source and capacitance C out
The output voltage changes rapidly until the moment when the drain current of M1 becomes equal to the current flowing through capacitance C out . Once this happens, the rate of DV out change starts to decrease rapidly, because the current generated by M1 due to its high gain increases much faster than current flowing through C out . This moment can be approximately regarded as the moment of the output voltage undershoot occurrence. The time interval t 1 after which both currents become equal can be estimated from [compare (6)]
The simplified approximation of the output voltage undershoot DV − out is derived by substitution of t 1 , achieved from (7), into
where the left side of the equation represents the fraction of the output current change DI out after the period t 1 . Finally, the undershoot is
where g m1 is approximately equal to M1 transconductance calculated for I d1 ¼ I bias + (I out ) min . The approximation (9) is only valid for C out ≤ C f + C X , where DV − out is relatively small and g m1 can be regarded as a constant. The output voltage overshoot can also be estimated from (9), because the sequence of events is similar, but they happen in the reverse order. During the initial period (denoted by t 2 in Fig. 2 ) of output current change from high to low value, the drain current of M1 is greater than the current through C out owing to its high gain. When both currents become equal, the rate of DV + out change starts to decrease rapidly, and the overshoot occurs. The approximation (9) can be directly used for DV + out calculation under the assumption that I dis ¼ I chr , which requires the condition (4) to be fulfilled.
The expression (9) shows that increasing the output capacitance C out does not reduce the output spikes DV +(−) out , whereas the most important factor for its reduction is M1 transconductance. For typical circuit parameters, the (9), is DV
The PSR of FVF, shown in Fig. 2 , at low frequencies strongly depends on the voltage gain A FB of the feedback amplifier composed of M2. At low frequencies, M3 forms a cascode stage and does not provide voltage gain. The noise at FVF output is reduced by [11] 
which means that the improved FVF provides a better noise attenuation than the classical one ( Fig. 1) , because of its greater gain A FB achieved owing to the increased resistance of node X. At medium-frequency range, the improved FVF also reveals better performance, because at this range both transistors M2 and M3 form a push-pull amplifier with increased gain.
Design trade-offs and circuit optimisation
The most important parameters of the classical and improved FVFs are compared in Table 1 . The last column presents approximated expressions for an improvement factor showing how much improvement can be gained for circuit in Fig. 2 . All the presented parameters are derived based on the small-signal approach, which is only valid for small output spikes DV +(−) out and small C out . For larger values, the equations may not be precise enough.
As (9) shows, the minimisation of the output spikes requires maximisation of M1 transconductance g m1 and minimisation of C X . The best results for the spikes optimisation can be achieved by adjusting I bias for minimal possible width (W 1 ) and length (L 1 ) of M1, designed to satisfy the assumed maximal output current (I out ) max . The increasing of the transistor width results in enlarging C X , because: C X / C gs1 / W 1 , and g m1 / W 1 /L 1 , which in turn diminishes the primary goal. The output voltage undershoot can also be improved by enlarging C f , but this requires that (3) and (4) are satisfied, leading to increasing of I bias or increasing of M2 and M3 aspect ratios W 2 /L 2 and W 3 /L 3 . From the power efficiency point of view, only the aspect rations enlargement is advantageous, which means that length of both transistors L 1 and L 2 has to be minimised. In the other case, the parasitic capacitances of M2 and M3 increase C X , and as a result reduce speed of the negative loop.
The maximal output capacitance C out for stable operation of the improved FVF is limited by the allowable location of the non-dominant pole. The pole can be approximated by
The phase characteristic of the local negative feedback is determined by two poles [the dominant (Table 1 ) and the non-dominant (11)] and an additional pole-zero pair introduced by C f in series with the resistance seen form the source of M3. The simplified approximation of the upper limit of C out for a non-zero phase margin can be evaluated assuming that |p 2 | ≥ GB, where GB is the unity gain bandwidth of the negative loop, which leads to the condition
In practical circuit realisations, the approximation (12) gives a much underestimated limit, because it omits the influence of the pole-zero pair, typically located close to GB. The 
achieved assuming small signal approximation, valid for DV out +(2) ≪ V T b calculated from (2a) and (7) assuming Fig. 4 Implemented LDO regulator simulations of the phase characteristic and the measurements results of a prototype circuit show that the limit (12) can be practically enlarged 10-20 times.
LDO regulator with the improved FVF
The test LDO regulator, shown in Fig. 4 , has been implemented in AMS 0.35 mm CMOS technology. The circuit was designed to provide 1.2 V output voltage at 50 mA output current for input voltage greater than 1.4 V. The circuit consists of the discussed FVF (M1 -M4 and C f ) optimised for low-power operation. The local negative feedback (M2, M3 and C f ) enclosing the last stage guaranties high attenuation of output voltage spikes and stable operation for big output capacitances. The very slow additional error amplifier composed of M5-M10 stabilises DC component of output voltage, and additionally improves PSR at very low frequencies (,50 kHz). The main parameters of the circuit are listed in Table 2 . Table 3 compares important parameters of selected outputcapacitorless LDO regulators reported in the literature with the regulator presented in this paper.
Conclusions
A useful modification of FVF having good time and frequency responses is presented in this paper. The proposed FVF improves most weaknesses of the classical one, namely its poor time response to the output current change from low to high value and poor stability for large capacitive load. The complexity of the improved FVF is only little increased, because it requires additional single transistor and capacitor. The designed and implemented LDO regulator using the improved FVF reveals very good characteristics.
Acknowledgments
This work was supported by the Polish Ministry of Science and Higher Education, in part from grant N N515 423034, and O R00 0046 09. 
References

